Molded, 25 or 50 Mil Pitch, Dual-In-Line Resistor Networks



Vishay Thin Film resistor networks are designed to be used in either analog or digital circuits. The use of thin film resistive elements within the network allows you to achieve an infinite number of very low noise and high stability circuits for industrial, medical and scientific instrumentation. Vishay Thin Film resistor networks are packaged in molded plastic packages with sizes that are recognized throughout the world. The rugged packaging offers superior environmental protection and consistent dimensions for ease of placement with automatic SMT equipment. Vishay Thin Film stocks many designs and values for off-the-shelf convenience.

With Vishay Thin Film you can depend on quality products delivered on time with service backing the product.

FEATURES

- Lead (Pb)-free standard
- Reduces total assembly costs
- Compatible with automatic surface mounting equipment
- UL 94 V-0 flame resistant
- Thin Film Tantalum Nitride on silicon
- Choice of package sizes: VTSR (TSSOP) JEDEC MC-153, VSSR (SSOP or QSOP) JEDEC MS-137, VSOR (SOIC narrow) JEDEC MS-012
- Moisture sensitivity level 1 (per IPC/JEDEC STD-20C)
- Isolated/Bussed/dDual terminator/Differential terminator circuits

Pb-free
RoHS COMPLIANT

TYPICAL PERFORMANCE

	ABS	TRACKING
TCR	100	NA
	ABS	RATIO
TOL	5, 2, 1	NA

SCHEMATICS

01 SCHEMATIC

Resistance Range:
10 Ω to 47 kΩ



RESISTORS WITH ONE PIN COMMON

The 01 circuit provides nominally equal resistors connected between a common pin and a discrete PC board pin. Commonly used in the following applications:

- MOS/ROM Pull-up/Pull-down
- Open Collector Pull-up
- "Wired OR" Pull-up
- Power Driven Pull-up
- TTL Input Pull-down
- Digital Pulse Squaring
- TTL Unused Gate Pull-up
- High Speed Parallels Pull-up

Broad selection of standard values available

03 SCHEMATICS

Resistance Range:
10 Ω to 47 kΩ



ISOLATED RESISTORS

The 03 circuit provides nominally equal resistors isolated from all others and wired directly across. Commonly used in the following applications:

- "Wired OR" Pull-up
- Power Driven Pull-up
- Powergate Pull-up
- Line Termination
- Long-line Impedance Balancing
- LED Current Limiting
- ECL Output Pull-down
- TTL Input Pull-down

Broad selection of standard values available

05 SCHEMATICS



DUAL-LINE TERMINATOR; PULSE SQUARING

The 05 circuit contains pairs of resistors connected between ground and a common line. The junctions of these resistor pairs are connected to the input leads. The 05 circuits are designed for dual-line termination and pulse squaring.

Standard values are:

VSSR1605 - R_1 = 220 Ω, R_2 = 330 Ω R_1 = 220 Ω, R_2 = 1.8 kΩ
R_1 = 330 Ω, R_2 = 470 Ω R_1 = 1.5 kΩ, R_2 = 3.3 kΩ
VSSR2005 - R_1 = 220 Ω, R_2 = 330 Ω

47 SCHEMATICS



DIFFERENTIAL TERMINATOR

The 47 schematic consists of series resistor sections connected between Vcc and Ground. Each contains 3 resistors of 2 different resistance values.

Standard values are:

VSSR20 and VTSR20 - R_1 = 270 Ω, R_2 = 120 Ω
VSSR16 and VTSR16 - R_1 = 330 Ω, R_2 = 220 Ω
R_1 = 330 Ω, R_2 = 150 Ω

VTSR, VSSR, VSOR

Vishay Thin Film Molded, 25 or 50 Mil Pitch, Dual-In-Line Resistor Networks

STANDARD ELECTRICAL SPECIFICATIONS			
TEST		**SPECIFICATIONS**	**CONDITIONS**
Electrical Specifications		16, 20, 24	
Resistance Range		10 Ω to 47 kΩ	Per E - 24 table
TCR:	**Tracking**	NA	
	Absolute	± 100 ppm/°C	- 55 °C to + 125 °C
Tolerance:	**Ratio**	NA	
	Absolute	± 5 % standard (± 2 % available)/per E - 24 table ± 1 % standard (check factory)/per E - 96 table	Per E - 24 table per E - 96 table
Power Rating:	**Resistor**	100 mW (max.)	At + 70 °C
	Package	16 = 1.0 W 20 = 1.2 W 24 = 1.4 W	0 °C to + 70 °C
Voltage Coefficient		5 ppm/V typ.	
Working Voltage		50 VDC	
Operating Temperature Range		- 55 °C to + 125 °C	
Storage Temperature Range		- 55 °C to + 150 °C	
Noise		< - 35 dB	

DIMENSIONS AND IMPRINTING in inches and millimeters



MODEL	A			B	C	D	E	F	G	H	J	W
	16 PIN	20 PIN	24 PIN	(Ref.)	(Ref.)		(Typ.)				(Ref.)	
VTSR-xxxx	0.206 ± 0.003	0.256 ± 0.003	0.306 ± 0.003	0.0256	0.0087	0.004	0.024	0.173 ± 0.003	0.015 × 45°	0.252 ± 0.005	0.005	0.043 ± 0.005
(millimeters)	5.23 ± 0.08	6.50 ± 0.08	7.77 ± 0.08	0.65	0.22	0.10	0.61	4.39 ± 0.08	0.38	6.40 ± 0.13	0.13	1.09 ± 0.13
VSSR-xxxx	0.193 ± 0.004	0.341 ± 0.003	0.341 ± 0.003	0.025	0.010	0.006	0.025	0.154 ± 0.003	0.015 × 45°	0.236 ± 0.008	0.010	0.064 ± 0.005
(millimeters)	4.90 ± 0.010	8.66 ± 0.08	8.66 ± 0.08	0.64	0.25	0.15	0.64	3.91 ± 0.08	0.38	5.99 ± 0.20	0.25	1.63 ± 0.13
VSOR-xxxx	0.390 ± 0.010	NA	NA	0.050	0.016	0.008	0.030	0.152 ± 0.003	0.015 × 45°	0.236 ± 0.005	0.008	0.064 ± 0.005
(millimeters)	9.91 ± 0.25	NA	NA	1.27	0.41	0.20	0.76	3.86 ± 0.08	0.38	5.99 ± 0.13	0.20	1.63 ± 0.13

MARKING

MODEL	PIN COUNT (optional)	SCHEMATIC	RESISTANCE		RESISTANCE	DATE CODE
VXXX	**XX**	**XX**	**XXXX**		**XXX**	**XXXX**
VSOR VSSR VTSR	16 20 24	01, 03, 05 or 47	1 % RESISTANCE e.g.: 43R2 4 digits are used to express ohmic values only less than 100 Ω. R is used to designate the decimal position	**OR**	1 %, 2 %, 5 % RESISTANCE e.g.: 103 = 10K The first 2 digits are significant figures, the last digit specifies the number of zeros to follow.	

For technical questions, contact: thin-film@vishay.com

MECHANICAL SPECIFICATIONS

Resistive Element	Tantalum nitride
Substrate Material	Silicon
Body	Molded epoxy
Terminals	Copper alloy
Plating	100 % Sn Matte
Lead Coplanarity	0.0005"
Marking Resistance to Solvents	Permanency testing per MIL-STD-202, method 215

PACKAGING INFORMATION

MODEL	LEADS	TAPE AND REEL	TUBES
VTSR (TSSOP)	16	2500	94
	20	2500	74
	24	2500	62
VSSR (QSOP)	16	2500	98
	20	2500	55
	24	2500	55
VSOR (SOIC)	16	2500	48

DERATING CURVE



GLOBAL PART NUMBER INFORMATION

New Global Part Numbering: VTSR1601103JTF (preferred part number format)

V	T	S	R	1	6	0	1			1	0	3			J	T	F	
V	S	O	R	1	6	0	5	3	3	1	4	7	1		G	T	F	

GLOBAL MODEL	PIN COUNT	SCHEMATIC	RESISTANCE (3, 4 or 6 digits)	TOLERANCE	PACKAGING
VTSR **VSSR** **VSOR** Lead (Pb)-free (e3) date code > 2705	**20** (not VSOR) **24** (not VSOR)	**01** (bussed) **03** (isolated)	XXX: ≥ 100R and all 1 %, 2 % and 5 % First 2 digits are significant figures. Last digit specifies number of zeros to follow. XXXX: < 100R 1 % First 3 digits are significant figures. Last digit specifies number of zeros to follow.	**F** = 1.0 % **G** = 2.0 % **J** = 5.0 %	Tape and reel **TF** = Full reel 2500 **UF** = Tubed
	16 (not VTSR) **20** (not VSOR)	**05** (terminator) **47** (terminator)	xxx xxx First 2 digits are significant figures. Last digit specifies number of zeros.	**G** = 2.0 % **J** = 5.0 %	

Historical Part Number example: VSSR2001102GT/R (will continue to be accepted)

VSSR	20	01	102	G	T/R
MODEL	PIN COUNT	SCHEMATIC	RESISTANCE	TOLERANCE	PACKAGING

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.